I suspect what he's thinking of is the fact that when they combined the CPU/GPU into a single-die SoC, they had to add some buffering on the bus between them, to artificially replicate the latency of chip-to-chip communication and match the timings of the older system, just in case there were any possible race conditions or other bugs lying in wait in existing software that were masked by that latency.